Leko says to YSITD 例如一個 D Latch 我可能會寫 module DLatch(Q, D, CLK, RST); input D, CLK, RST; output reg Q; always @(pos CLK) if (RST) Q=0; else Q=D; endmodule